

March 2008

FST3245 — 8-Bit Bus Switch

Features

- 4Ω Switch Connection between Two Ports
- Minimal Propagation Delay through the Switch
- Low I_{CC}
- Zero Bounce in Flow-through Mode
- Control Inputs Compatible with TTL Level

Description

The FST3245 switch provides eight-bits of high-speed CMOS TTL-compatible bus switching in a standard '245 pin-out. The low on resistance allows inputs to be connected to outputs without adding propagation delay or generating additional ground bounce noise.

The device is organized as an eight-bit switch. When /OE is LOW, the switch is ON and port A is connected to port B. When /OE is HIGH, the switch is OPEN and a high-impedance state exists between the two ports.

Ordering Information

| Part Number | Operating Temperature Range | Package | Packing Method |
|-------------|-----------------------------------|---|-------------------|
| FST3245WMX | -40 to +85°C | 20-Lead, Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300-inch Wide | Tape and Reel |
| FST3245QSC | -40 to +85°C | 20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150-inch Wide | Tube |
| FST3245QSCX | -40 to +85°C | 20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150-inch Wide | Tape and Reel |
| FST3245MTC | -40 to +85°C | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide | Tube |
| FST3245MTCX | -40 to +85°C | 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide | Tape and Reel |

All packages are lead free per JEDEC: J-STD-020B standard.

The Fairchild switch family derives from and embodies Fairchild's proven switch technology used for several years in its 74LVX3L384 (FST3384) bus switch product.

Logic Diagram




Figure 1. Logic Diagram

Pin Configuration




Figure 2. Pin Configuration

Pin Descriptions

| Pin # | Pin Names | Description |
|-------------------------|--|-------------------|
| 1 | NC | No Connnect |
| 19 | /OE | Bus Switch Enable |
| 2,3,4,5,6,7,8,9 | $A_0, A_1, A_2, A_3, A_4, A_5, A_6, A_7$ | Bus A |
| 10 | GND | Ground |
| 11,12,13,14,15,16,17,18 | B ₇ ,B ₆ ,B ₅ ,B ₄ ,B ₃ ,B ₂ ,B ₁ ,B ₀ | Bus B |
| 20 | V _{CC} | Supply Voltage |

Truth Table

| Input /OE | Function |
|-----------|------------|
| LOW | Connect |
| HIGH | Disconnect |

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol | Parameter | Min. | Max. | Unit |
|------------------------------------|--|------|------|------|
| V _{CC} | Supply Voltage | -0.5 | 7.0 | V |
| Vs | DC Switch Voltage | -0.5 | 7.0 | V |
| V _{IN} | DC Input Voltage ⁽¹⁾ | -0.5 | 7.0 | V |
| I _{IK} | DC Input Diode Current, V _{IN} < 0V | | -50 | mA |
| I _{OUT} | DC Output Sink Current | | 128 | mA |
| I _{CC} / I _{GND} | DC V _{CC} / GND Current | | ±100 | mA |
| T _{STG} | Storage Temperature Range | -65 | +150 | °C |

Note:

 The input and output negative voltage ratings may be exceeded if the input and output diode current ratings are observed.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

| Symbol | Parameter | | Min. | Max. | Unit | |
|------------------|---------------------------------|-------------------------------------|------|------|--------|--|
| Vcc | Power Supply Operating | | 4.0 | 5.5 | V | |
| V _{IN} | Input Voltage | | 0 | 5.5 | V | |
| V _{OUT} | Output Voltage | | 0 | 5.5 | V | |
| 4 4. | Input Rise and Fall Time | Switch Control Input ⁽²⁾ | 0 | 5 | ns/V | |
| t_r , t_f | Switch I/O | | 0 | DC | 115/ V | |
| T _A | Operating Temperature, Free Air | | -40 | +85 | °C | |

Note:

2. Unused control inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Typical values are at $V_{CC} = 5.0V$ and $T_A = 25$ °C.

| Cumala al | Donometer | Conditions | | T _A =-40 to +85°C | | | Units |
|------------------|--|---|---------------------|------------------------------|------|------|-------|
| Symbol | Parameter Conditions V _{cc} (| | V _{cc} (V) | Min. | Тур. | Max. | Units |
| V _{IK} | Clamp Diode Voltage | I _{IN} = -18mA | 4.5 | | | -1.2 | V |
| V _{IH} | High-Level Input Voltage | | 4.0 to 5.5 | 2.0 | | | V |
| V_{IL} | Low-Level Input Voltage | | 4.0 to 5.5 | | | 0.8 | V |
| I _{IN} | Input Leakage Current | $0 \leq V_{IN} \leq 5.5V$ | 5.5 | | | ±1.0 | μΑ |
| l _{OZ} | Off-state Leakage Current | $0 \le A, B \le V_{CC}$ | 5.5 | | | ±1.0 | μA |
| | | $V_{IN} = 0V$, $I_{IN} = 64mA$ | 4.5 | | 4 | 7 | |
| В | Switch On Resistance ⁽³⁾ | $V_{IN} = 0V, I_{IN} = 30mA$ | 4.5 | | 4 | 7 | |
| R _{ON} | Switch On Resistance | $V_{IN} = 2.4V$, $I_{IN} = 15mA$ | 4.5 | | 8 | 15 | Ω |
| | | $V_{IN} = 2.4V$, $I_{IN} = 15mA$ | 4.0 | | 11 | 20 | |
| Icc | Quiescent Supply Current | $V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0$ | 5.5 | | | 3 | μA |
| Δl _{CC} | Increase in I _{CC} per Input | One Input at 3.4V, Other Inputs at V _{CC} or GND | 5.5 | | | 2.5 | mA |

Note:

3. Measured by the voltage drop between the A and B pins at the indicated current through the switch. On resistance is determined by the lower of the voltages on the A or B pins.

AC Electrical Characteristics

 $T_A = -40 \text{ to } +85^{\circ}\text{C}, \ C_L = 50 \text{pF}, \ \text{and} \ R_U = R_D = 500 \Omega.$

| Symbol Parameter | | Conditions | $V_{CC} = 4.5$ | 5 – 5.5V | V _{CC} = | 4.0V | Units | Figure |
|-------------------------------------|--|--|----------------|----------|-------------------|------|-------|----------------------|
| Syllibol | DOI Farameter | Conditions | Min. | Max. | Min. | Max. | Units | rigure |
| t _{PHL} , t _{PLH} | Propagation Delay Bus-to-Bus ⁽⁴⁾ | V _{IN} = Open | | 0.25 | | 0.25 | ns | Figure 3 Figure 4 |
| t_{PZH} , t_{PZL} | Output Enable Time | $V_{IN} = 7V$ for t_{PZL} $V_{IN} = Open$ for t_{PZH} | 1.5 | 5.9 | | 6.4 | ns | Figure 3 Figure 4 |
| t _{PHZ} , t _{PLZ} | Output Disable Time | $V_{IN} = 7V$ for t_{PLZ} $V_{IN} = 0$ for t_{PHZ} | 1.5 | 6.0 | | 5.7 | ns | Figure 3 Figure 4 |

Note:


4. This parameter is guaranteed by design, but is not tested. The bus switch contributes no propagation delay other than the RC delay of the typical on resistance of the switch and the 50pF load capacitance when driven by an ideal voltage source (zero output impedance).

Capacitance

 T_A = +25°C, f = 1MHz. Capacitance is characterized, but not tested.

| Symbol | Parameter | Conditions | Тур. | Units |
|------------------|-------------------------------|------------------------------|------|-------|
| C _{IN} | Control Pin Input Capacitance | V _{CC} = 5.0V | 3 | pF |
| C _{I/O} | Input/Output Capacitance | V _{CC} , /OE = 5.0V | 5 | pF |

AC Loadings and Waveforms



Notes: Input driven by 50Ω source terminated in 50Ω . C_L includes load and stray capacitance. Input PRR = 1.0MHz, t_w = 500ns.

Figure 3. AC Test Circuit




Figure 4. AC Waveforms

Physical Dimensions 13.00 12.60 11.43 9.50 10.65 7.60 10.00 7.40 0.51 **PIN ONE** 1.27 0.35 **INDICATOR** ⊕ 0.25 M C B A LAND PATTERN RECOMMENDATION 2.65 MAX SEE DETAIL A 0.33 0.20 △ 0.10 C 0.30 0.10 **SEATING PLANE** 0.75 X 45° NOTES: UNLESS OTHERWISE SPECIFIED (R0.10)A) THIS PACKAGE CONFORMS TO JEDEC **GAGE PLANE** MS-013, VARIATION AC, ISSUE E (R0.10) B) ALL DIMENSIONS ARE IN MILLIMETERS. 0.25 C) DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS. D) CONFORMS TO ASME Y14.5M-1994 1.27 0.40 **SEATING PLANE** E) LANDPATTERN STANDARD: SOIC127P1030X265-20L -(1.40)-F) DRAWING FILENAME: MKT-M20BREV3 **DETAIL A**

Figure 5. 20-Lead, Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300-inch Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

Physical Dimensions (0.35)(1.7) [.014] [.067] 8.66 ⊃ 0.10 M A-B [.341] 4X (1.34) [.053] (7.1) (3.7) [.280] [.146] 3.9 6 [.236] [.154] $(0.635)^{1}$ 0.10 M A-B (0.317)[.025] [.013]○ 0.20M C 0.635 2X N/2 TIPS PIN 1 [.011 [.008] **LAND PATTERN TOP VIEW** RECOMMENDATION 1.357±0.127 -DETAIL A ○ 0.10 M C 16 X [.053±.005] -10°±5° 1.6±0.05 [.063±.002] **END VIEW** SIDE VIEW 0.25-0.5 0.25-0.5 -[.01-.02] [.01-0.02] R0.09 Min-NOTES : GAGE .254 PLANE $4^{\circ} + 4^{\circ}$ [0.010] A. THIS PACKAGE CONFORMS TO JEDEC MO-137 VARIATION AD B. PRIMARY DIMENSIONS IN MILLIMETERS REFERENCE DIMENSIONS IN INCHES .50-./5 SEATING C. DRAWING CONFORMS TO PLANE ASME Y14.5M-1994 [0.039] D. DIMENSIONS ARE EXCLUSIVE OF BURRS, **DETAIL A** MOLD FLASH, AND TIE BAR EXTRUSIONS

Figure 6. 20-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150-inch Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.


Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/

MQA20REVA

4.16

7.72

Physical Dimensions -0.20 6,4 4.4±0.1 -B-1.78 3.2 0.42 0.2 C B A ALL LEAD TIPS PIN #1 IDENT. LAND PATTERN RECOMMENDATION O.1 C ALL LEAD TIPS SEE DETAIL A C0.90+0.15



DIMENSIONS ARE IN MILLIMETERS

NOTES:

- A. CONFORMS TO JEDEC REGISTRATION M□-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

0.09-0.20 -12.00° R0.09min GAGE PLANE 0.25 SEATING PLANE -0.6±0.1--R0.09min 1.00

DETAIL A

MTC20REVD1

Figure 7. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks

ACEx® Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™ CTL TM

Current Transfer Logic™ EcoSPARK® EfficentMax™ EZSWITCH™ *

Fairchild[®] Fairchild Semiconductor® FACT Quiet Series™ FACT®

FAST® FastvCore™ FlashWriter®*

FPS™ F-PFS™ FRFET®

Global Power Resources Green FPS™

Green FPS™ e-Series™

ISOPLANAR™ MegaBuck™

MICROCOUPLER™

MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

GTO™ IntelliMAX™ MicroFET™

PDP SPM™ Power-SPM™ PowerTrench® Programmable Active Droop™ QFET® QSTM

Quiet Series™ RapidConfigure™ Saving our world, 1mW at a time™

SmartMax ™ SMART START™

SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™

SyncFET** SYSTEM ® GENERAL

The Power Franchise®



TinyBoost™ TinyBuck™ TinyLogic[®] TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ uSerDes™

UHC' UniFET™

Ultra FRFET™ VCXTM VisualMax™

* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- 1. Life support devices or systems are devices or systems 2. A critical component in any component of a life support, which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
 - device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|-----------------------|--|
| Advance Information | Formative / In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only. |

Rev 134